
©2013 Littelfuse, Inc.
Specifications are subject to change without notice.
4
TVS Diode Arrays (SPA
®
Diodes)
Revision: 09 2, 13
SP3012 Series
Low Capacitance ESD Protection - SP3012 Series
Application Information
Adding external ESD protection to a high-speed data port is
not trivial for a variety of reasons.
1. ESD protection devices will add parasitic capacitance
toeachdatalinefromlinetoGNDandlinetolinecausing
impedance mismatches between the differential pairs. This
ultimately affects the signal eye-diagram and whether or
not the transceiver can distinguish a “1” from a “0”.
2. ESD devices should be placed as close as possible
to the port being protected to maximize their effect (i.e.
clamping capability) and minimize the effect that PCB trace
inductance can have during an ESD transient. Depending
on the package size and pinout this could be challenging
and the bigger the package, the larger the land pattern
must be, which adds more parasitic capacitance.
3. Stub traces can add another element of discontinuity
adversely affecting signal integrity so ESD protection is
best employed when it’s “overlaid” on the data lines or
when the signals can simply pass underneath the device.
TakingallofthisintoaccountLittelfusedeveloped
the SP3012 Series which was designed specifically
for protection of high-speed data ports such as HDMI
1.3/1.4andUSB3.0.Theypresentlessthan0.5pFfrom
linetoGNDandonly0.3pFfromlinetolineminimizing
impedance mismatch between the differential pairs.
Furthermore,theSP3012isratedupto±12kV(contact
discharge) which far exceeds the maximum requirement of
the IEC 61000-4-2 standard.
There are two options available (4 channel and 6 channel)
andbotharehousedinleadlessµDFNpackagessothe
data lines can pass directly underneath the device to
reduce discontinuities and maintain signal integrity.
J1
U1
Figure1showsthelayoutusedfortheSP3012-06UTGina
USB 3.0 application. The traces routed toward the top are
the two legacy USB 2.0 lines (D+/D-) that run at the slower
speed of 480Mbps and therefore are not as critical as the
5Gbps Super-Speed traces.
Figure 1: PCB Layout of the SP3012-06UTG for USB 3.0
Figure 2: USB 3.0 Eye Diagram with the SP3012-06UTG
Figure 3: USB 3.0 Eye Diagram with the SP3012-04UTG
Figure2showstheUSB3.0eyediagramthatresulted
from the PCB layout above with the SP3012-06UTG
soldered on the landing pattern.
Base: 27.0000 ns
Scale:33.0 ps/div
500
0
-500
Wfrms:500
Usingasimilarlayoutasabove,Figure3showstheeye
diagram that resulted using the SP3012-04UTG to protect
the Super-Speed data lines and the SP3003-02UTG to
protect the legacy data pair.
Base: 27.0000 ns
Scale:33.0 ps/div
500
0
-500
Wfrms:850
Signal Integrity of High-Speed Data Interfaces
USB 3.0 Eye Diagram Data
Comentários a estes Manuais